I

Design Verification Engineer: PCIe/DDR/UVM VIPs — Autonomous Debug

IBSC

, , united kingdom, , , united kingdom, United-Kingdom Full-time May 25, 2026
Apply Now

Opportunity Description

My client has an urgent request for a number of design verification.

Prerequisites

  • This is for individual contributor (IC) role.
  • Solid background on UVM/SV.
  • Experience in any of the complex HPC protocols (PCIe/DDR/LPDDR/Ethernet).
  • Knowledge on the usage of protocol VIPs.
  • Ability to define and write new test cases from scratch.
  • Working as part of a team but with autonomous debug capability .

Job Description

  • For PCIe Controller verification, DDR/LPDDR Controller verification, UAL Controller verification, and AMBA Peripheral Verification.
  • Solid background on UVM/SV.
  • Protocols: PCIe (Gen7, etc), CXL, High Speed Ethernet, DDR/LPDDR.
  • Experience in complex HPC protocols, using protocol VIPs.
  • Ability to define and write new test cases, working as part of a team but with autonomous debug capability.

#J-18808-Ljbffr
Full-time Engineering

Ready to Apply?

Submit your application for Design Verification Engineer: PCIe/DDR/UVM VIPs — Autonomous Debug at IBSC

Apply for this Position