Lead Silicon Yield & Debug Engineer

UST Malaysia is seeking a qualified individual to lead the development and execution of characterization plans, analyze complex electrical behaviors, and drive root-cause investigations. Preferred candidates will have extensive silicon bring-up experience, proven yield analysis expertise, and strong backgrounds in data automation. You'll collaborate with cross-functional teams and mentor junior engineers in methodologies and best practices, all while contributing to the improvement of testing and yield outcomes.
#J-18808-Ljbffr