A

Senior Physical Design Engineer - 3nm/5nm High-Speed ASICs

Astera Labs

singapore, singapore, Singapore Full-time June 11, 2026
Apply Now

Opportunity Description

A leading semiconductor company in Singapore is seeking a Senior Physical Design Engineer to join their design team targeting cutting-edge technologies. The role involves full-chip implementation, ensuring timing and power closure, and collaboration with cross-functional teams. Ideal candidates will have 4+ years of experience in physical design with advanced technology nodes and strong skills in various design tools. The company encourages diverse applicants to apply, promoting an inclusive work environment.
#J-18808-Ljbffr
Full-time Physics

Ready to Apply?

Submit your application for Senior Physical Design Engineer - 3nm/5nm High-Speed ASICs at Astera Labs

Apply for this Position