Senior Verification Enablement Engineer: Test Structure & Layout

Micron Memory Malaysia Sdn Bhd in Tlaquepaque, Jalisco is seeking a Senior Engineer for Verification Enablement, specializing in Test Structure Design and Layout. This role drives innovation in semiconductor solutions and requires a Master's degree in Electrical Engineering along with 5-8 years of relevant experience. Responsibilities include circuit design and layout optimization, overseeing the layout process, and performing verification with industry-standard simulators. Candidates should have expertise in IC design flow development and knowledge of tools like HSPICE and Microsoft Power BI.
#J-18808-Ljbffr