A

Technical Lead: PCIe Digital Design & IP Integration

Astera Labs

toronto, on, Canada Full-time May 27, 2026
Apply Now

Opportunity Description

A leading semiconductor company in Toronto is looking for a Technical Lead Digital Design Engineer to lead the development of innovative connectivity solutions. The candidate should have significant experience in high-performance PCIE controller design and RTL implementation. Key responsibilities include designing digital solutions and collaborating with cross-functional teams. This role requires a Bachelor's in Electronics/Electrical engineering, extensive digital design experience, and proficiency in System Verilog. A proactive attitude and strong work ethic are essential.
#J-18808-Ljbffr
Full-time IT & Technology

Ready to Apply?

Submit your application for Technical Lead: PCIe Digital Design & IP Integration at Astera Labs

Apply for this Position