Opportunity Description
Senior Design Verification Engineer
- Looking for Verification engineer who is going to work on testbench development, test cases / assertions / functional coverage coding, debugging.
- Should be an enthusiastic and a quick learner of the verification flow.
Job Description:
- SV / UVM Test bench development and test cases coding
- Code and Functional coverage analysis and closure
- Work with team for verification closure
- Experience with python or any other scripting language is a plus
- Bus protocols AXI / APB / UART/ IJTAG protocol working knowledge is an advantage.
Experience: 4 to 6 Years
Location: Hyderabad
Ready to Apply?
Submit your application for UVM Verification Architect at ACL Digital
Apply for this Position