Opportunity Description
NVIDIA is looking for best-in-class Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.
What you'll be doing:
+ Perform advanced Static Timing Analysis (STA) for HSIO at chiplet and FC level.
+ Running Prime Time, review and debug timing paths, understand constraints, sdc generation, timing ecos generation.
+ Identify convergence risks and work closely with physical design, RTL and DFT teams, ensuring convergence throughout various project stages.
+ Responsible for a full timing closer and quality approval from pre-layout STA model through signoff.
+ AI use for timing optimization and data ...
What you'll be doing:
+ Perform advanced Static Timing Analysis (STA) for HSIO at chiplet and FC level.
+ Running Prime Time, review and debug timing paths, understand constraints, sdc generation, timing ecos generation.
+ Identify convergence risks and work closely with physical design, RTL and DFT teams, ensuring convergence throughout various project stages.
+ Responsible for a full timing closer and quality approval from pre-layout STA model through signoff.
+ AI use for timing optimization and data ...
Ready to Apply?
Submit your application for Senior STA Engineer, Sub-chip at NVIDIA
Apply for this Position